[PATCH 6.6 1/4] riscv: dts: starfive: add assigned-clock* to limit frquency

[Conor Dooley]

On Mon, Sep 09, 2024 at 03:46:27PM +0800, WangYuli wrote:
> From: William Qiu <william.qiu at starfivetech.com>
> 
> In JH7110 SoC, we need to go by-pass mode, so we need add the
> assigned-clock* properties to limit clock frquency.
> 
> Signed-off-by: William Qiu <william.qiu at starfivetech.com>
> Reviewed-by: Emil Renner Berthing <emil.renner.berthing at canonical.com>
> Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
> Signed-off-by: WangYuli <wangyuli at uniontech.com>

What makes any of the patches in this 4 patch series stable material?

Confused,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20240909/cc5f2062/attachment.sig>