[PATCH v3 3/7] riscv: dts: thead: Add TH1520 AP_SUBSYS clock controller
Emil Renner Berthing
emil.renner.berthing at canonical.com
Sun Jul 21 15:07:57 PDT 2024
Drew Fustini wrote:
> Add node for the AP_SUBSYS clock controller on the T-Head TH1520 SoC.
>
> Link: https://openbeagle.org/beaglev-ahead/beaglev-ahead/-/blob/main/docs/TH1520%20System%20User%20Manual.pdf
> Link: https://git.beagleboard.org/beaglev-ahead/beaglev-ahead/-/tree/main/docs
> Signed-off-by: Drew Fustini <dfustini at tenstorrent.com>
> ---
> arch/riscv/boot/dts/thead/th1520.dtsi | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/arch/riscv/boot/dts/thead/th1520.dtsi b/arch/riscv/boot/dts/thead/th1520.dtsi
> index d2fa25839012..10a38ed55658 100644
> --- a/arch/riscv/boot/dts/thead/th1520.dtsi
> +++ b/arch/riscv/boot/dts/thead/th1520.dtsi
> @@ -5,6 +5,7 @@
> */
>
> #include <dt-bindings/interrupt-controller/irq.h>
> +#include <dt-bindings/clock/thead,th1520-clk-ap.h>
>
> / {
> compatible = "thead,th1520";
> @@ -161,6 +162,13 @@ soc {
> dma-noncoherent;
> ranges;
>
> + clk: clock-controller at ffef010000 {
> + compatible = "thead,th1520-clk-ap";
> + reg = <0xff 0xef010000 0x0 0x1000>;
> + clocks = <&osc>;
> + #clock-cells = <1>;
> + };
Please add this node so nodes are still sorted by address.
> +
> plic: interrupt-controller at ffd8000000 {
> compatible = "thead,th1520-plic", "thead,c900-plic";
> reg = <0xff 0xd8000000 0x0 0x01000000>;
>
> --
> 2.34.1
>
>
> _______________________________________________
> linux-riscv mailing list
> linux-riscv at lists.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-riscv
More information about the linux-riscv
mailing list