[PATCH 5/5] riscv: dts: renesas: rzfive-smarc-som: Drop deleting interrupt properties from ETH0/1 nodes
Prabhakar
prabhakar.csengg at gmail.com
Mon Jan 29 07:16:18 PST 2024
From: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
Now that we have enabled IRQC support for RZ/Five SoC switch to interrupt
mode for ethernet0/1 PHYs instead of polling mode.
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
---
.../riscv/boot/dts/renesas/rzfive-smarc-som.dtsi | 16 ----------------
1 file changed, 16 deletions(-)
diff --git a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
index 72d9b6fba526..86b2f15375ec 100644
--- a/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
+++ b/arch/riscv/boot/dts/renesas/rzfive-smarc-som.dtsi
@@ -7,22 +7,6 @@
#include <arm64/renesas/rzg2ul-smarc-som.dtsi>
-#if (!SW_ET0_EN_N)
-ð0 {
- phy0: ethernet-phy at 7 {
- /delete-property/ interrupt-parent;
- /delete-property/ interrupts;
- };
-};
-#endif
-
-ð1 {
- phy1: ethernet-phy at 7 {
- /delete-property/ interrupt-parent;
- /delete-property/ interrupts;
- };
-};
-
&sbc {
status = "disabled";
};
--
2.34.1
More information about the linux-riscv
mailing list