[PATCH V2 1/3] riscv: Add Zicbop instruction definitions & cpufeature
Andrew Jones
ajones at ventanamicro.com
Wed Jan 3 11:48:12 PST 2024
On Sun, Dec 31, 2023 at 03:29:51AM -0500, guoren at kernel.org wrote:
...
> +#define CBO_PREFETCH_I(base, offset) \
> + INSN_S(OPCODE_OP_IMM, FUNC3(6), __RS2(0), \
> + SIMM12(offset), RS1(base))
> +
> +#define CBO_PREFETCH_R(base, offset) \
> + INSN_S(OPCODE_OP_IMM, FUNC3(6), __RS2(1), \
> + SIMM12(offset), RS1(base))
> +
> +#define CBO_PREFETCH_W(base, offset) \
> + INSN_S(OPCODE_OP_IMM, FUNC3(6), __RS2(3), \
> + SIMM12(offset), RS1(base))
These should just be named
PREFETCH_I
PREFETCH_R
PREFETCH_W
without the CBO_ prefix. The other CMO instructions we've added have the
CBO_ prefix because their actual instruction names are e.g. cbo.zero,
but the prefix instructions are not named that way.
Thanks,
drew
More information about the linux-riscv
mailing list