[PATCH v1 0/6] SiFive cache controller PMU drivers
Conor Dooley
conor.dooley at microchip.com
Fri Feb 16 02:05:04 PST 2024
On Thu, Feb 15, 2024 at 04:08:12PM -0800, Samuel Holland wrote:
> All three of these cache controllers (with PMUs) have been integrated in
> SoCs by our customers. However, as none of those SoCs have been publicly
> announced yet, I cannot include SoC-specific compatible strings in this
> version of the devicetree bindings.
And I don't want to apply any of those dt-binding patches until then.
Stuff like "sifive,perfmon-counters" seems like a property that would
go away with a device-specific compatible, at least for the ccache.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20240216/15d61e0c/attachment.sig>
More information about the linux-riscv
mailing list