[PATCH v8 4/6] RISC-V: Detect unaligned vector accesses supported
kernel test robot
lkp at intel.com
Tue Aug 20 01:02:50 PDT 2024
Hi Jesse,
kernel test robot noticed the following build errors:
[auto build test ERROR on 32d5f7add080a936e28ab4142bfeea6b06999789]
url: https://github.com/intel-lab-lkp/linux/commits/Jesse-Taube/RISC-V-Check-scalar-unaligned-access-on-all-CPUs/20240820-052900
base: 32d5f7add080a936e28ab4142bfeea6b06999789
patch link: https://lore.kernel.org/r/20240819212605.1837175-5-jesse%40rivosinc.com
patch subject: [PATCH v8 4/6] RISC-V: Detect unaligned vector accesses supported
config: riscv-allnoconfig (https://download.01.org/0day-ci/archive/20240820/202408201543.4MIUQPd7-lkp@intel.com/config)
compiler: riscv64-linux-gcc (GCC) 14.1.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20240820/202408201543.4MIUQPd7-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp at intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202408201543.4MIUQPd7-lkp@intel.com/
All errors (new ones prefixed by >>):
arch/riscv/kernel/sys_hwprobe.c: In function 'hwprobe_one_pair':
>> arch/riscv/kernel/sys_hwprobe.c:263:14: error: 'RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF' undeclared (first use in this function)
263 | case RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF:
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
arch/riscv/kernel/sys_hwprobe.c:263:14: note: each undeclared identifier is reported only once for each function it appears in
vim +/RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF +263 arch/riscv/kernel/sys_hwprobe.c
234
235 static void hwprobe_one_pair(struct riscv_hwprobe *pair,
236 const struct cpumask *cpus)
237 {
238 switch (pair->key) {
239 case RISCV_HWPROBE_KEY_MVENDORID:
240 case RISCV_HWPROBE_KEY_MARCHID:
241 case RISCV_HWPROBE_KEY_MIMPID:
242 hwprobe_arch_id(pair, cpus);
243 break;
244 /*
245 * The kernel already assumes that the base single-letter ISA
246 * extensions are supported on all harts, and only supports the
247 * IMA base, so just cheat a bit here and tell that to
248 * userspace.
249 */
250 case RISCV_HWPROBE_KEY_BASE_BEHAVIOR:
251 pair->value = RISCV_HWPROBE_BASE_BEHAVIOR_IMA;
252 break;
253
254 case RISCV_HWPROBE_KEY_IMA_EXT_0:
255 hwprobe_isa_ext0(pair, cpus);
256 break;
257
258 case RISCV_HWPROBE_KEY_CPUPERF_0:
259 case RISCV_HWPROBE_KEY_MISALIGNED_SCALAR_PERF:
260 pair->value = hwprobe_misaligned(cpus);
261 break;
262
> 263 case RISCV_HWPROBE_KEY_VECTOR_MISALIGNED_PERF:
264 pair->value = hwprobe_vec_misaligned(cpus);
265 break;
266
267 case RISCV_HWPROBE_KEY_ZICBOZ_BLOCK_SIZE:
268 pair->value = 0;
269 if (hwprobe_ext0_has(cpus, RISCV_HWPROBE_EXT_ZICBOZ))
270 pair->value = riscv_cboz_block_size;
271 break;
272 case RISCV_HWPROBE_KEY_HIGHEST_VIRT_ADDRESS:
273 pair->value = user_max_virt_addr();
274 break;
275
276 case RISCV_HWPROBE_KEY_TIME_CSR_FREQ:
277 pair->value = riscv_timebase;
278 break;
279
280 /*
281 * For forward compatibility, unknown keys don't fail the whole
282 * call, but get their element key set to -1 and value set to 0
283 * indicating they're unrecognized.
284 */
285 default:
286 pair->key = -1;
287 pair->value = 0;
288 break;
289 }
290 }
291
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
More information about the linux-riscv
mailing list