[PATCH 3/3] riscv: dts: add mmc controllers for Sophgo SG2042 SoC
Chen Wang
unicornxw at gmail.com
Tue Apr 16 02:51:17 PDT 2024
From: Chen Wang <unicorn_wang at outlook.com>
SG2042 has two MMC controller, one for emmc, another for sd-card.
Signed-off-by: Chen Wang <unicorn_wang at outlook.com>
---
.../boot/dts/sophgo/sg2042-milkv-pioneer.dts | 15 +++++++++
arch/riscv/boot/dts/sophgo/sg2042.dtsi | 32 +++++++++++++++++++
2 files changed, 47 insertions(+)
diff --git a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts b/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
index 80cb017974d8..c4037eff5c97 100644
--- a/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
+++ b/arch/riscv/boot/dts/sophgo/sg2042-milkv-pioneer.dts
@@ -26,6 +26,21 @@ &cgi_dpll1 {
clock-frequency = <25000000>;
};
+&emmc {
+ bus-width = <4>;
+ no-sdio;
+ no-sd;
+ non-removable;
+ status = "okay";
+};
+
+&sd {
+ bus-width = <4>;
+ no-sdio;
+ no-mmc;
+ status = "okay";
+};
+
&uart0 {
status = "okay";
};
diff --git a/arch/riscv/boot/dts/sophgo/sg2042.dtsi b/arch/riscv/boot/dts/sophgo/sg2042.dtsi
index 8aab027cf730..0b176712a43c 100644
--- a/arch/riscv/boot/dts/sophgo/sg2042.dtsi
+++ b/arch/riscv/boot/dts/sophgo/sg2042.dtsi
@@ -393,5 +393,37 @@ uart0: serial at 7040000000 {
resets = <&rstgen RST_UART0>;
status = "disabled";
};
+
+ emmc: mmc at 704002a000 {
+ compatible = "sophgo,sg2042-dwcmshc";
+ reg = <0x70 0x4002A000 0x0 0x1000>;
+ interrupt-parent = <&intc>;
+ interrupts = <134 IRQ_TYPE_LEVEL_HIGH>;
+ clocks =
+ <&clkgen GATE_CLK_AXI_EMMC>,
+ <&clkgen GATE_CLK_100K_EMMC>,
+ <&clkgen GATE_CLK_EMMC_100M>;
+ clock-names =
+ "core",
+ "timer",
+ "card";
+ status = "disabled";
+ };
+
+ sd: mmc at 704002b000 {
+ compatible = "sophgo,sg2042-dwcmshc";
+ reg = <0x70 0x4002B000 0x0 0x1000>;
+ interrupt-parent = <&intc>;
+ interrupts = <136 IRQ_TYPE_LEVEL_HIGH>;
+ clocks =
+ <&clkgen GATE_CLK_AXI_SD>,
+ <&clkgen GATE_CLK_100K_SD>,
+ <&clkgen GATE_CLK_SD_100M>;
+ clock-names =
+ "core",
+ "timer",
+ "card";
+ status = "disabled";
+ };
};
};
--
2.25.1
More information about the linux-riscv
mailing list