[PATCH 5/5] riscv: configs: defconfig: Enable configs required for RZ/Five SoC
Lad, Prabhakar
prabhakar.csengg at gmail.com
Fri Sep 29 07:45:53 PDT 2023
Hi Conor,
Thank you for review.
On Fri, Sep 29, 2023 at 3:14 PM Conor Dooley <conor at kernel.org> wrote:
>
> On Fri, Sep 29, 2023 at 01:07:04AM +0100, Prabhakar wrote:
> > From: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
> >
> > Enable the configs required by the below IP blocks which are
> > present on RZ/Five SoC:
> > * ADC
> > * CANFD
> > * DMAC
> > * eMMC/SDHI
> > * OSTM
> > * RAVB (+ Micrel PHY)
> > * RIIC
> > * RSPI
> > * SSI (Sound+WM8978 codec)
> > * Thermal
> > * USB (PHY/RESET/OTG)
> >
> > Along with the above some core configs are enabled too,
> > -> CPU frequency scaling as RZ/Five does support this.
> > -> MTD is enabled as RSPI can be connected to flash chips
> > -> Enabled I2C chardev so that it enables userspace to read/write
> > i2c devices (similar to arm64)
> > -> Thermal configs as RZ/Five SoC does have thermal unit
> > -> GPIO regulator as we might have IP blocks for which voltage
> > levels are controlled by GPIOs
>
> You might or you do?
>
Yes we do use the gpio regulator for SDHI.
Cheers,
Prabhakar
More information about the linux-riscv
mailing list