[PATCH v2 0/8] RISCV: Add kvm Sstc timer selftest
Andrew Jones
ajones at ventanamicro.com
Tue Sep 5 03:36:16 PDT 2023
Hi Haibo,
Some of your patch summaries say 'selftest' instead of 'selftests'. Please
correct those for the next version.
Thanks,
drew
On Sat, Sep 02, 2023 at 08:59:22PM +0800, Haibo Xu wrote:
> The RISC-V arch_timer selftest is used to validate Sstc timer
> functionality in a guest, which sets up periodic timer interrupts
> and check the basic interrupt status upon its receipt.
>
> This KVM selftest was ported from aarch64 arch_timer and tested
> with Linux v6.5-rc5 on a Qemu riscv64 virt machine.
>
> ---
> Changed since v1:
> * Rebase to kvm-riscv/riscv_kvm_next
> * Cherry-pick Sean's kselftest guest printf patch set
> https://lore.kernel.org/all/20230729003643.1053367-1-seanjc@google.com/
> * Copy the entire csr.h verbatim
> * Unified the function names for exception vector table setup
> void vm_init_vector_tables(struct kvm_vm *vm);
> void vcpu_init_vector_tables(struct kvm_vcpu *vcpu);
> * Format the handler.S asm file per Andrew's comments
> * Consolidate the timer test code for arm64 and riscv
> based on Andrew's and Sean's suggestion
>
> Haibo Xu (8):
> KVM: selftests: Unify the codes for guest exception handling
> KVM: arm64: selftest: Split arch_timer test code
> tools: riscv: Add header file csr.h
> KVM: riscv: selftests: Switch to use macro from csr.h
> KVM: riscv: selftests: Add exception handling support
> KVM: riscv: selftests: Add guest helper to get vcpu id
> KVM: riscv: selftest: Change vcpu_has_ext to a common function
> KVM: riscv: selftests: Add sstc timer test
>
> tools/arch/riscv/include/asm/csr.h | 521 ++++++++++++++++++
> tools/testing/selftests/kvm/Makefile | 11 +-
> .../selftests/kvm/aarch64/arch_timer.c | 292 +---------
> .../selftests/kvm/aarch64/debug-exceptions.c | 4 +-
> .../selftests/kvm/aarch64/page_fault_test.c | 4 +-
> .../testing/selftests/kvm/aarch64/vgic_irq.c | 4 +-
> tools/testing/selftests/kvm/arch_timer.c | 261 +++++++++
> .../selftests/kvm/include/aarch64/processor.h | 12 +-
> .../selftests/kvm/include/kvm_util_base.h | 9 +
> .../selftests/kvm/include/riscv/arch_timer.h | 80 +++
> .../selftests/kvm/include/riscv/processor.h | 60 +-
> .../selftests/kvm/include/timer_test.h | 58 ++
> .../selftests/kvm/include/x86_64/processor.h | 5 -
> .../selftests/kvm/lib/aarch64/processor.c | 6 +-
> .../selftests/kvm/lib/riscv/handlers.S | 101 ++++
> .../selftests/kvm/lib/riscv/processor.c | 86 +++
> .../selftests/kvm/lib/x86_64/processor.c | 4 +-
> .../testing/selftests/kvm/riscv/arch_timer.c | 130 +++++
> .../selftests/kvm/riscv/get-reg-list.c | 14 -
> tools/testing/selftests/kvm/x86_64/amx_test.c | 4 +-
> .../selftests/kvm/x86_64/fix_hypercall_test.c | 4 +-
> .../selftests/kvm/x86_64/hyperv_evmcs.c | 4 +-
> .../selftests/kvm/x86_64/hyperv_features.c | 8 +-
> .../testing/selftests/kvm/x86_64/hyperv_ipi.c | 6 +-
> .../selftests/kvm/x86_64/kvm_pv_test.c | 4 +-
> .../selftests/kvm/x86_64/monitor_mwait_test.c | 4 +-
> .../kvm/x86_64/pmu_event_filter_test.c | 8 +-
> .../smaller_maxphyaddr_emulation_test.c | 4 +-
> .../selftests/kvm/x86_64/svm_int_ctl_test.c | 4 +-
> .../kvm/x86_64/svm_nested_shutdown_test.c | 4 +-
> .../kvm/x86_64/svm_nested_soft_inject_test.c | 4 +-
> .../kvm/x86_64/ucna_injection_test.c | 8 +-
> .../kvm/x86_64/userspace_msr_exit_test.c | 4 +-
> .../vmx_exception_with_invalid_guest_state.c | 4 +-
> .../selftests/kvm/x86_64/vmx_pmu_caps_test.c | 4 +-
> .../selftests/kvm/x86_64/xapic_ipi_test.c | 4 +-
> .../selftests/kvm/x86_64/xcr0_cpuid_test.c | 4 +-
> .../selftests/kvm/x86_64/xen_shinfo_test.c | 4 +-
> 38 files changed, 1376 insertions(+), 376 deletions(-)
> create mode 100644 tools/arch/riscv/include/asm/csr.h
> create mode 100644 tools/testing/selftests/kvm/arch_timer.c
> create mode 100644 tools/testing/selftests/kvm/include/riscv/arch_timer.h
> create mode 100644 tools/testing/selftests/kvm/include/timer_test.h
> create mode 100644 tools/testing/selftests/kvm/lib/riscv/handlers.S
> create mode 100644 tools/testing/selftests/kvm/riscv/arch_timer.c
>
> --
> 2.34.1
>
More information about the linux-riscv
mailing list