[PATCH v2 05/10] dt-bindings: riscv: Add andestech,cpu-intc to interrupt-controller
Yu Chien Peter Lin
peterlin at andestech.com
Thu Oct 19 06:59:05 PDT 2023
Add "andestech,cpu-intc" compatible string for Andes INTC which
provides Andes-specific IRQ chip functions.
Signed-off-by: Yu Chien Peter Lin <peterlin at andestech.com>
---
Changes v1 -> v2:
- New patch
---
Documentation/devicetree/bindings/riscv/cpus.yaml | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
index 97e8441eda1c..5b216e11c69f 100644
--- a/Documentation/devicetree/bindings/riscv/cpus.yaml
+++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
@@ -99,7 +99,9 @@ properties:
const: 1
compatible:
- const: riscv,cpu-intc
+ enum:
+ - riscv,cpu-intc
+ - andestech,cpu-intc
interrupt-controller: true
--
2.34.1
More information about the linux-riscv
mailing list