[PATCH] dt-bindings: cache: andestech,ax45mp-cache: Fix unit address in example
Rob Herring
robh at kernel.org
Wed Oct 4 06:33:13 PDT 2023
On Tue, 03 Oct 2023 12:47:59 +0200, Geert Uytterhoeven wrote:
> The unit address in the example does not match the reg property.
> Correct the unit address to match reality.
>
> Fixes: 3e7bf4685e42786d ("dt-bindings: cache: andestech,ax45mp-cache: Add DT binding documentation for L2 cache controller")
> Signed-off-by: Geert Uytterhoeven <geert+renesas at glider.be>
> ---
> .../devicetree/bindings/cache/andestech,ax45mp-cache.yaml | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
Applied, thanks!
More information about the linux-riscv
mailing list