[PATCH v2 0/3] Add missing port pins for RZ/Five SoC

Lad, Prabhakar prabhakar.csengg at gmail.com
Wed Nov 29 06:43:32 PST 2023


Hi Geert,

On Tue, Oct 17, 2023 at 11:47 AM Prabhakar <prabhakar.csengg at gmail.com> wrote:
>
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
>
> Hi Geert,
>
> This patch series intends to incorporate the absent port pins P19 to P28,
> which are exclusively available on the RZ/Five SoC.
>
> Cheers,
> Prabhakar
>
> RFC -> v2:
> * Fixed review comments pointed by Geert & Biju
>
> RFC: https://lore.kernel.org/lkml/20230630120433.49529-3-prabhakar.mahadev-lad.rj@bp.renesas.com/T/
>
> Lad Prabhakar (3):
>   pinctrl: renesas: rzg2l: Include pinmap in RZG2L_GPIO_PORT_PACK()
>     macro
>   pinctrl: renesas: pinctrl-rzg2l: Add the missing port pins P19 to P28
>   riscv: dts: renesas: r9a07g043f: Update gpio-ranges property
>
>  arch/riscv/boot/dts/renesas/r9a07g043f.dtsi |   4 +
>  drivers/pinctrl/renesas/pinctrl-rzg2l.c     | 263 ++++++++++++++++++--
>  2 files changed, 242 insertions(+), 25 deletions(-)
>
Gentle ping.

Cheers,
Prabhakar



More information about the linux-riscv mailing list