[PATCH v2 4/6] dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs

Krzysztof Kozlowski krzysztof.kozlowski at linaro.org
Sun Mar 19 05:25:32 PDT 2023


On 16/03/2023 04:05, Xingyu Wu wrote:
> Add PLL clock inputs from PLL clock generator.
> 
> Signed-off-by: Xingyu Wu <xingyu.wu at starfivetech.com>
> ---


Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski at linaro.org>

Best regards,
Krzysztof




More information about the linux-riscv mailing list