[PATCH v5 7/7] riscv: dts: starfive: jh7110: Add PLL clock source in SYSCRG node

[Conor Dooley]

On Tue, Jun 13, 2023 at 08:58:52PM +0800, Xingyu Wu wrote:
> Modify the SYSCRG node to add PLL clocks input from
> PLL clocks driver.
> 
> Signed-off-by: Xingyu Wu <xingyu.wu at starfivetech.com>

Reviewed-by: Conor Dooley <conor.dooley at microchip.com>

Cheers,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20230613/39f1d856/attachment.sig>