[PATCH v5 1/4] RISC-V: add Zbc extension detection
Conor Dooley
conor at kernel.org
Mon Jun 12 14:31:14 PDT 2023
Hey Heiko,
On Mon, Jun 12, 2023 at 11:04:39PM +0200, Heiko Stuebner wrote:
> From: Heiko Stuebner <heiko.stuebner at vrull.eu>
>
> Add handling for Zbc extension.
>
> Zbc provides instruction for carry-less multiplication.
>
> Signed-off-by: Heiko Stuebner <heiko.stuebner at vrull.eu>
> ---
> arch/riscv/Kconfig | 22 ++++++++++++++++++++++
> arch/riscv/include/asm/hwcap.h | 1 +
> arch/riscv/kernel/cpu.c | 1 +
> arch/riscv/kernel/cpufeature.c | 1 +
> 4 files changed, 25 insertions(+)
Plumbing into the hwprobe stuff would be nice, but that's not a
requirement for getting stuff merged :)
> diff --git a/arch/riscv/Kconfig b/arch/riscv/Kconfig
> index a3d54cd14fca..754cd154eca5 100644
> --- a/arch/riscv/Kconfig
> +++ b/arch/riscv/Kconfig
> @@ -523,6 +523,28 @@ config RISCV_ISA_ZBB
>
> If you don't know what to do here, say Y.
>
> +config TOOLCHAIN_HAS_ZBC
> + bool
> + default y
> + depends on !64BIT || $(cc-option,-mabi=lp64 -march=rv64ima_zbc)
> + depends on !32BIT || $(cc-option,-mabi=ilp32 -march=rv32ima_zbc)
> + depends on LLD_VERSION >= 150000 || LD_VERSION >= 23900
> + depends on AS_IS_GNU
> +
> +config RISCV_ISA_ZBC
> + bool "Zbc extension support for bit manipulation instructions"
> + depends on TOOLCHAIN_HAS_ZBC
> + depends on !XIP_KERNEL && MMU
> + default y
> + help
> + Adds support to dynamically detect the presence of the ZBC
Nit: s/ZBC/Zbc/
Reviewed-by: Conor Dooley <conor.dooley at microchip.com>
Cheers,
Conor.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 228 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-riscv/attachments/20230612/059b9af1/attachment.sig>
More information about the linux-riscv
mailing list