[PATCH] riscv: dts: renesas: rzfive-smarc-som: Drop PHY interrupt support for ETH{0,1}

Geert Uytterhoeven geert at linux-m68k.org
Wed Jan 25 03:41:09 PST 2023


On Mon, Jan 2, 2023 at 11:27 PM Prabhakar <prabhakar.csengg at gmail.com> wrote:
> From: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
>
> IRQC support for RZ/Five is still missing so drop the interrupts and
> interrupt-parent properties from the PHY nodes of ETH{0,1}.
>
> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj at bp.renesas.com>
> ---
> Hi All,
>
> This patch is to avoid build issues due to patch series [0]. This patch
> applies on top of [1]
>
> [0] https://patchwork.kernel.org/project/linux-renesas-soc/cover/20230102221815.273719-1-prabhakar.mahadev-lad.rj@bp.renesas.com/
> [1] https://patchwork.kernel.org/project/linux-renesas-soc/patch/20221229230300.104524-1-prabhakar.mahadev-lad.rj@bp.renesas.com/

Reviewed-by: Geert Uytterhoeven <geert+renesas at glider.be>
i.e. will queue in renesas-devel for v6.3.

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert at linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds



More information about the linux-riscv mailing list