[PATCH v1 2/4] dt-bindings: phy: Add starfive,jh7110-dphy-rx
Changhuang Liang
changhuang.liang at starfivetech.com
Sun Feb 12 23:51:58 PST 2023
On 2023/2/11 2:29, Rob Herring wrote:
> On Thu, Feb 09, 2023 at 10:17:11PM -0800, Changhuang Liang wrote:
>> Starfive SoC like the jh7110 use a MIPI D-PHY RX controller based on
>> a M31 IP. Add a binding for it.
>>
>> Signed-off-by: Changhuang Liang <changhuang.liang at starfivetech.com>
>> ---
>> .../bindings/phy/starfive,jh7110-dphy-rx.yaml | 78 +++++++++++++++++++
>> 1 file changed, 78 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml
>>
>> diff --git a/Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml b/Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml
>> new file mode 100644
>> index 000000000000..1c1e5c7cbee2
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml
>> @@ -0,0 +1,78 @@
>> +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
>> +%YAML 1.2
>> +---
>> +$id: http://devicetree.org/schemas/phy/starfive,jh7110-dphy-rx.yaml#
>> +$schema: http://devicetree.org/meta-schemas/core.yaml#
>> +
>> +title: Starfive SoC MIPI D-PHY Rx Controller
>> +
>> +maintainers:
>> + - Jack Zhu <jack.zhu at starfivetech.com>
>> + - Changhuang Liang <changhuang.liang at starfivetech.com>
>> +
>> +description: |
>
> Don't need '|'
>
OK, will delete it.
>> + The Starfive SOC has a MIPI CSI D-PHY based on M31 IP use to transfer
>> + the CSI cameras data.
>> +
>> +properties:
>> + compatible:
>> + items:
>> + - const: "starfive,jh7110-dphy-rx"
>
> Drop quotes.
>
OK, will drop quotes
>> +
>> + reg:
>> + maxItems: 1
>> +
>> + clocks:
>> + minItems: 3
>> + maxItems: 3
>
> Just maxItems is enough.
>
OK, will delete minItems.
>> +
>> + clock-names:
>> + items:
>> + - const: cfg
>> + - const: ref
>> + - const: tx
>> +
>> + resets:
>> + minItems: 2
>> + maxItems: 2
>
> Need to define what each reset is.
>
OK, will define resets.
>> +
>> + starfive,aon-syscon:
>> + $ref: '/schemas/types.yaml#/definitions/phandle-array'
>
> Drop quotes.
>
OK, will drop quote
>> + items:
>> + items:
>> + - description: phandle of AON SYSCON
>> + - description: register offset
>> + description: The register of dphy rx driver can be configured
>> + by AON SYSCON in this property.
>> +
>> + "#phy-cells":
>> + const: 0
>> +
>> +required:
>> + - compatible
>> + - reg
>> + - clocks
>> + - clock-names
>> + - resets
>> + - starfive,aon-syscon
>> + - "#phy-cells"
>> +
>> +additionalProperties: false
>> +
>> +examples:
>> + - |
>> + #include <dt-bindings/clock/starfive,jh7110-crg.h>
>> + #include <dt-bindings/reset/starfive,jh7110-crg.h>
>> +
>> + dphy at 19820000 {
>> + compatible = "starfive,jh7110-dphy-rx";
>> + reg = <0x19820000 0x10000>;
>> + clocks = <&ispcrg JH7110_ISPCLK_M31DPHY_CFGCLK_IN>,
>> + <&ispcrg JH7110_ISPCLK_M31DPHY_REFCLK_IN>,
>> + <&ispcrg JH7110_ISPCLK_M31DPHY_TXCLKESC_LAN0>;
>> + clock-names = "cfg", "ref", "tx";
>> + resets = <&ispcrg JH7110_ISPRST_M31DPHY_HW>,
>> + <&ispcrg JH7110_ISPRST_M31DPHY_B09_ALWAYS_ON>;
>> + starfive,aon-syscon = <&aon_syscon 0x00>;
>> + #phy-cells = <0>;
>> + };
>> --
>> 2.25.1
>>
More information about the linux-riscv
mailing list