[RFC PATCH 0/2] Add support for reading D1 efuse speed bin
Brandon Cheo Fusi
fusibrandon13 at gmail.com
Wed Dec 20 01:51:39 PST 2023
Hi everyone,
This series is an attempt to get feedback on decoding D1 efuse speed bins
in the Sun50i H6 cpufreq driver, and turning the result into a meaningful
value that selects voltage ranges in an OPP table.
I want to make sure I get this right before sending in a v3 of the D1
cpufreq support series at
https://lore.kernel.org/linux-sunxi/20231218110543.64044-1-fusibrandon13@gmail.com/T/#t
which is currently stuck at
https://lore.kernel.org/linux-sunxi/aad8302d-a015-44ee-ad11-1a4c6e00074c@sholland.org/
Brandon Cheo Fusi (2):
cpufreq: sun50i: Add support for D1's speed bin decoding
riscv: dts: allwinner: Fill in OPPs
arch/riscv/boot/dts/allwinner/sun20i-d1s.dtsi | 8 +-
drivers/cpufreq/sun50i-cpufreq-nvmem.c | 85 +++++++++++++++----
2 files changed, 76 insertions(+), 17 deletions(-)
--
2.30.2
More information about the linux-riscv
mailing list