[PATCH 0/4] riscv: sophgo: add clock support for Sophgo CV1800 SoCs
Inochi Amaoto
inochiama at outlook.com
Tue Dec 5 03:02:34 PST 2023
>
>Add clock controller support for the Sophgo CV1800B and CV1812H.
>
>Inochi Amaoto (4):
> dt-bindings: clock: sophgo: Add CV1800 bindings
> clk: sophgo: Add CV1800 series clock controller driver
> riscv: dts: sophgo: add clock generator for Sophgo CV1800 series SoC
> riscv: dts: sophgo: add uart clock for Sophgo CV1800 series SoC
>
> .../bindings/clock/sophgo,cv1800-clk.yaml | 53 +
> arch/riscv/boot/dts/sophgo/cv1800b.dtsi | 4 +
> arch/riscv/boot/dts/sophgo/cv1812h.dtsi | 4 +
> arch/riscv/boot/dts/sophgo/cv18xx.dtsi | 28 +-
> drivers/clk/Kconfig | 1 +
> drivers/clk/Makefile | 1 +
> drivers/clk/sophgo/Kconfig | 7 +
> drivers/clk/sophgo/Makefile | 7 +
> drivers/clk/sophgo/clk-cv1800.c | 1548 +++++++++++++++++
> drivers/clk/sophgo/clk-cv1800.h | 123 ++
> drivers/clk/sophgo/clk-cv18xx-common.c | 76 +
> drivers/clk/sophgo/clk-cv18xx-common.h | 85 +
> drivers/clk/sophgo/clk-cv18xx-ip.c | 898 ++++++++++
> drivers/clk/sophgo/clk-cv18xx-ip.h | 266 +++
> drivers/clk/sophgo/clk-cv18xx-pll.c | 465 +++++
> drivers/clk/sophgo/clk-cv18xx-pll.h | 79 +
> include/dt-bindings/clock/sophgo,cv1800.h | 174 ++
> 17 files changed, 3814 insertions(+), 5 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/clock/sophgo,cv1800-clk.yaml
> create mode 100644 drivers/clk/sophgo/Kconfig
> create mode 100644 drivers/clk/sophgo/Makefile
> create mode 100644 drivers/clk/sophgo/clk-cv1800.c
> create mode 100644 drivers/clk/sophgo/clk-cv1800.h
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-common.c
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-common.h
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-ip.c
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-ip.h
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-pll.c
> create mode 100644 drivers/clk/sophgo/clk-cv18xx-pll.h
> create mode 100644 include/dt-bindings/clock/sophgo,cv1800.h
>
>--
>2.43.0
>
This patch follow this patch series:
https://lore.kernel.org/all/IA1PR20MB495399CAF2EEECC206ADA7ABBBD5A@IA1PR20MB4953.namprd20.prod.outlook.com/
More information about the linux-riscv
mailing list