[PATCH v3 0/8] Add Sipeed Lichee Pi 4A RISC-V board support
Drew Fustini
dfustini at baylibre.com
Fri Aug 11 10:39:02 PDT 2023
On Sun, Jun 18, 2023 at 12:15:21AM +0800, Jisheng Zhang wrote:
> Sipeed's Lichee Pi 4A development board uses Lichee Module 4A core
> module which is powered by T-HEAD's TH1520 SoC. Add minimal device
> tree files for the core module and the development board.
>
> Support basic uart/gpio/dmac drivers, so supports booting to a basic
> shell.
>
> NOTE: the thead cpu reset dt-binding and DT node are removed in v3. This
> makes secondary CPUs unable to be online. However, minimal th1520
> support is better than nothing. And the community has been working on
> and will work on the cpu reset dt-binding, for example, Conor, Guo and
> Jessica are discussing about it, I have seen valuable comments and
> inputs from them. I believe we can add back cpu reset in next
> development window.
I'm interested in starting the secondary cpus on mainline. It seems that
that "thead,reset-sample" is already implemented in upstream OpenSBI in
lib/utils/reset/fdt_reset_thead.c and the issue is getting the
dt-binding accepted. Is that correct?
It looks like you've tried to restart the discussion on the DT list [1]
so I hope that the DT maintainers will give their perspective.
Thank you,
Drew
[1] https://lore.kernel.org/all/ZNURXBKkYdiWLanf@xhacker/
More information about the linux-riscv
mailing list