[RFC PATCH 1/2] riscv: vendors: andes: Add support to configure the PMA regions

Lad, Prabhakar prabhakar.csengg at gmail.com
Thu Sep 8 04:50:58 PDT 2022


Hi Guo,

> > -----Original Message-----
> > From: Conor.Dooley at microchip.com <Conor.Dooley at microchip.com>
> > Sent: 08 September 2022 00:38
> > To: atishp at atishpatra.org
> > Cc: Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj at bp.renesas.com>;
> > paul.walmsley at sifive.com; palmer at dabbelt.com; aou at eecs.berkeley.edu;
> > atishp at rivosinc.com; apatel at ventanamicro.com; geert+renesas at glider.be;
> > linux-riscv at lists.infradead.org; linux-renesas-soc at vger.kernel.org;
> > linux-kernel at vger.kernel.org; prabhakar.csengg at gmail.com; Biju Das
> > <biju.das.jz at bp.renesas.com>
> > Subject: Re: [RFC PATCH 1/2] riscv: vendors: andes: Add support to
> > configure the PMA regions
> >
> > On 07/09/2022 22:52, Atish Patra wrote:
> > > EXTERNAL EMAIL: Do not click links or open attachments unless you know
> > > the content is safe
> > >
> > >
> > > On Tue, Sep 6, 2022 at 3:40 AM <Conor.Dooley at microchip.com
> > > <mailto:Conor.Dooley at microchip.com>> wrote:
> > >
> > > On 06/09/2022 11:21, Lad Prabhakar wrote:
> > >
> > >> diff --git a/arch/riscv/include/asm/sbi.h
> > >> b/arch/riscv/include/asm/sbi.h index 2a0ef738695e..10a7c855d125
> > >> 100644 --- a/arch/riscv/include/asm/sbi.h +++
> > >> b/arch/riscv/include/asm/sbi.h @@ -37,6 +37,7 @@ enum sbi_ext_id {
> > >>
> > >> /* Vendor extensions must lie within this range */
> > >> SBI_EXT_VENDOR_START = 0x09000000, +       SBI_EXT_ANDES =
> > >> 0x0900031E, SBI_EXT_VENDOR_END = 0x09FFFFFF, };
> > >
I am interested to know what is the status of your patch series [0].

[0] https://lore.kernel.org/lkml/20210606143848.GA5983@lst.de/T/#m7f4c4cdfb92d6c8672bbfabebda729ce4700e177

Cheers,
Prabhakar



More information about the linux-riscv mailing list