[PATCH 0/4] RISC-V: Dynamic ftrace support for RV32I
Jamie Iles
jamie at jamieiles.com
Thu Oct 27 10:24:31 PDT 2022
This series enables dynamic ftrace support for RV32I bringing it to
parity with RV64I. Most of the work is already there, this is largely
just assembly fixes to handle register sizes, correct handling of the
psABI calling convention and Kconfig change.
Validated with all ftrace boot time self test with qemu for RV32I and
RV64I in addition to real tracing on an RV32I FPGA design.
Jamie Iles (4):
RISC-V: use REG_S/REG_L for mcount
RISC-V: reduce mcount save space on RV32
RISC-V: preserve a1 in mcount
RISC-V: enable dynamic ftrace for RV32I
arch/riscv/Kconfig | 10 ++++-----
arch/riscv/kernel/mcount.S | 44 ++++++++++++++++++++------------------
2 files changed, 28 insertions(+), 26 deletions(-)
--
2.34.1
More information about the linux-riscv
mailing list