[PATCH 0/2] Add support for hwrng on PolarFire SoC
Conor Dooley
mail at conchuod.ie
Fri Mar 18 05:33:04 PDT 2022
There's an error in the probe function's reference counting.
Will fix that along with the quality estimation in v2.
Can safely ignore this version of the series.
Thanks,
Conor.
On 07/03/2022 15:40, conor.dooley at microchip.com wrote:
> From: Conor Dooley <conor.dooley at microchip.com>
>
> As it says on the tin, add support for the hardware rng on PolarFire
> SoC, which is accessed via the system controller. While we're at it,
> add the rng driver to the list of files included as part of the SoC
> support in MAINTAINERS.
>
> Base commit is in arm/soc branch of the soc tree as the hwrng driver
> depends on the system controller, which is to be introduced via that
> tree in 5.18
>
> Conor Dooley (2):
> hwrng: mpfs - add polarfire soc hwrng support
> MAINTAINERS: update PolarFire SoC support
>
> MAINTAINERS | 1 +
> drivers/char/hw_random/Kconfig | 13 ++++
> drivers/char/hw_random/Makefile | 1 +
> drivers/char/hw_random/mpfs-rng.c | 103 ++++++++++++++++++++++++++++++
> 4 files changed, 118 insertions(+)
> create mode 100644 drivers/char/hw_random/mpfs-rng.c
>
>
> base-commit: a483b1b232e616d0095a59b987ffc739bc1b56bc
More information about the linux-riscv
mailing list