[PATCH net-next 2/2] riscv: dts: microchip: add mpfs's can controllers
Conor Dooley
conor.dooley at microchip.com
Mon Jun 6 23:55:00 PDT 2022
PolarFire SoC has a pair of can controllers, but as they were
undocumented there were omitted from the device tree. Add them.
Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
---
.../boot/dts/microchip/microchip-mpfs.dtsi | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
index cf2f55e1dcb6..059a671314bf 100644
--- a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
+++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi
@@ -326,6 +326,24 @@ i2c1: i2c at 2010b000 {
status = "disabled";
};
+ can0: can at 2010c000 {
+ compatible = "microchip,mpfs-can";
+ reg = <0x0 0x2010c000 0x0 0x1000>;
+ clocks = <&clkcfg CLK_CAN0>;
+ interrupt-parent = <&plic>;
+ interrupts = <56>;
+ status = "disabled";
+ };
+
+ can1: can at 2010d000 {
+ compatible = "microchip,mpfs-can";
+ reg = <0x0 0x2010d000 0x0 0x1000>;
+ clocks = <&clkcfg CLK_CAN1>;
+ interrupt-parent = <&plic>;
+ interrupts = <57>;
+ status = "disabled";
+ };
+
mac0: ethernet at 20110000 {
compatible = "cdns,macb";
reg = <0x0 0x20110000 0x0 0x2000>;
--
2.36.1
More information about the linux-riscv
mailing list