[PATCH v1 4/4] MAINTAINERS: add polarfire rng, pci and clock drivers
Conor Dooley
conor.dooley at microchip.com
Fri Apr 15 05:52:22 PDT 2022
Hardware random, PCI and clock drivers for the PolarFire SoC have been
upstreamed but are not covered by the MAINTAINERS entry, so add them.
Signed-off-by: Conor Dooley <conor.dooley at microchip.com>
---
MAINTAINERS | 3 +++
1 file changed, 3 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index fd768d43e048..a1df9c89bd11 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -16944,7 +16944,10 @@ M: Conor Dooley <conor.dooley at microchip.com>
L: linux-riscv at lists.infradead.org
S: Supported
F: arch/riscv/boot/dts/microchip/
+F: drivers/char/hw_random/mpfs-rng.c
+F: drivers/clk/microchip/clk-mpfs.c
F: drivers/mailbox/mailbox-mpfs.c
+F: drivers/pci/controller/pcie-microchip-host.c
F: drivers/soc/microchip/
F: include/soc/microchip/mpfs.h
--
2.35.2
More information about the linux-riscv
mailing list