[PATCH V4 1/2] dt-bindings: riscv: add MMU Standard Extensions support for Svpbmt
Heiko Stübner
heiko at sntech.de
Tue Nov 30 10:45:19 PST 2021
Am Montag, 29. November 2021, 02:40:06 CET schrieb wefu at redhat.com:
> From: Wei Fu <wefu at redhat.com>
>
> Previous patch has added svpbmt in arch/riscv and add "riscv,svpmbt"
> in the DT mmu node. Update dt-bindings related property here.
>
> Signed-off-by: Wei Fu <wefu at redhat.com>
> Co-developed-by: Guo Ren <guoren at kernel.org>
> Signed-off-by: Guo Ren <guoren at kernel.org>
> Cc: Anup Patel <anup at brainfault.org>
> Cc: Palmer Dabbelt <palmer at dabbelt.com>
> Cc: Rob Herring <robh+dt at kernel.org>
> ---
> Documentation/devicetree/bindings/riscv/cpus.yaml | 10 ++++++++++
> 1 file changed, 10 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
> index aa5fb64d57eb..9ff9cbdd8a85 100644
> --- a/Documentation/devicetree/bindings/riscv/cpus.yaml
> +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
> @@ -63,6 +63,16 @@ properties:
> - riscv,sv48
> - riscv,none
>
> + mmu:
> + description:
> + Describes the CPU's MMU Standard Extensions support.
> + These values originate from the RISC-V Privileged
> + Specification document, available from
> + https://riscv.org/specifications/
> + $ref: '/schemas/types.yaml#/definitions/string'
> + enum:
> + - riscv,svpmbt
shouldn't that be "riscv,svpbmt" ? [the m is at the wrong location it seems]
> +
> riscv,isa:
> description:
> Identifies the specific RISC-V instruction set architecture
>
More information about the linux-riscv
mailing list