[PATCH v3 0/5] Add support for the PolarFire SoC system controller
Cyril.Jean at microchip.com
Cyril.Jean at microchip.com
Thu Jan 7 06:49:24 EST 2021
On 1/6/21 7:25 PM, Atish Patra wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On Wed, Dec 23, 2020 at 8:33 AM <conor.dooley at microchip.com> wrote:
>> From: Conor Dooley <conor.dooley at microchip.com>
>>
>> This patch series adds support for the system controller on
>> the PolarFire SoC, using the mailbox framework. A Microchip directory
>> in the SoC subsystem has been created to hold the mailbox client
>> driver and will be used for future service drivers.
>>
>> This directory is included by the kconfig option:
>> CONFIG_SOC_MICROCHIP_POLARFIRE, so this patch series depends on Atish
>> Patra's PolarFire SoC support patches which introduce that option.
>>
> What version of clock driver are you using? I am waiting for an
> updated clock patch to post the next
> version of the basic soc support series.
v2 clock driver should be available shortly. It should only require two
changes in the basic soc support series (pfsoc -> mpfs naming changes).
>> It further depends on the MAINTAINERS entry created in the same series.
>>
>> Changes from v2:
>> * Further reworked dt bindings to satisfy errors and feedback
>> (hopefully phandle array is the correct type for the mboxes)
>> * Full maintainers entry moved to Atish's PFSoC support series, this series now only adds mailbox driver
>> * Converted config options from MPFS to POLARFIRE_SOC so they are more recognisable
>> * Further simplified driver code from feedback
>>
>> Changes from v1:
>> * Squashed header into first patch
>> * Fixed DT binding warnings & small fixes
>> * Cleaned up drivers from feedback
>>
>> Conor Dooley (5):
>> mbox: add polarfire soc system controller mailbox
>> dt-bindings: add bindings for polarfire soc mailbox
>> soc: add polarfire soc system controller
>> dt-bindings: add bindings for polarfire soc system controller
>> MAINTAINERS: add maintainers for polarfire soc mailbox driver
>>
>> .../mailbox/microchip,mailbox-mpfs.yaml | 47 +++
>> .../microchip,mpfs_sys_controller.yaml | 34 +++
>> MAINTAINERS | 1 +
>> drivers/mailbox/Kconfig | 12 +
>> drivers/mailbox/Makefile | 2 +
>> drivers/mailbox/mailbox-mpfs.c | 285 ++++++++++++++++++
>> drivers/soc/Kconfig | 1 +
>> drivers/soc/Makefile | 1 +
>> drivers/soc/microchip/Kconfig | 10 +
>> drivers/soc/microchip/Makefile | 1 +
>> drivers/soc/microchip/mpfs-sys-controller.c | 127 ++++++++
>> include/soc/microchip/mpfs.h | 51 ++++
>> 12 files changed, 572 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/mailbox/microchip,mailbox-mpfs.yaml
>> create mode 100644 Documentation/devicetree/bindings/soc/microchip/microchip,mpfs_sys_controller.yaml
>> create mode 100644 drivers/mailbox/mailbox-mpfs.c
>> create mode 100644 drivers/soc/microchip/Kconfig
>> create mode 100644 drivers/soc/microchip/Makefile
>> create mode 100644 drivers/soc/microchip/mpfs-sys-controller.c
>> create mode 100644 include/soc/microchip/mpfs.h
>>
>> --
>> 2.17.1
>>
>>
>> _______________________________________________
>> linux-riscv mailing list
>> linux-riscv at lists.infradead.org
>> http://lists.infradead.org/mailman/listinfo/linux-riscv
>
>
> --
> Regards,
> Atish
Regards,
Cyril
More information about the linux-riscv
mailing list