(subset) [PATCH v15 0/6] pci: qcom: Add QCS8300 PCIe support

Bjorn Andersson andersson at kernel.org
Mon Jan 5 11:16:29 PST 2026


On Fri, 28 Nov 2025 18:49:22 +0800, Ziyue Zhang wrote:
> This series adds document, phy, configs support for PCIe in QCS8300.
> It also adds 'link_down' reset for sa8775p.
> 
> Have follwing changes:
> 	- Add dedicated schema for the PCIe controllers found on QCS8300.
> 	- Add compatible for qcs8300 platform.
> 	- Add configurations in devicetree for PCIe0, including registers, clocks, interrupts and phy setting sequence.
> 	- Add configurations in devicetree for PCIe1, including registers, clocks, interrupts and phy setting sequence.
> 
> [...]

Applied, thanks!

[2/6] arm64: dts: qcom: qcs8300: enable pcie0
      commit: 46a7c01e7e9d296ba09bad579ae0277cfb558b24
[3/6] arm64: dts: qcom: qcs8300-ride: enable pcie0 interface
      commit: 33967eadb2153d92ea1de6e9c9ac8ade21c74d86
[4/6] arm64: dts: qcom: qcs8300: enable pcie1
      commit: 7565ec0170201aca07c9e1c3b5b6f213c5024599
[5/6] arm64: dts: qcom: qcs8300-ride: enable pcie1 interface
      commit: cdb613a84527197f88f8bff3c5ee015e611a8373
[6/6] arm64: dts: qcom: monaco-evk: Enable PCIe0 and PCIe1.
      commit: 41e2424651f7c679382bb9e32225d3b541d4aa8d

Best regards,
-- 
Bjorn Andersson <andersson at kernel.org>



More information about the linux-phy mailing list