[PATCH v2 12/14] arm64: dts: qcom: ipq5332: Enable USB Super-Speed PHY

[Krzysztof Kozlowski]

On Wed, Aug 12, 2026 at 01:34:47PM +0400, George Moussalem wrote:
> From: Praveenkumar I <quic_ipkumar at quicinc.com>
> 
> Enable USB Super-Speed PHY support. The PCIe and USB3 PHYs share the
> same MMIO address space, so override the compatible string to use the
> USB3 PHY driver instead of the PCIe PHY driver and set the required
> properties accordingly.
> 
> Signed-off-by: Praveenkumar I <quic_ipkumar at quicinc.com>
> Signed-off-by: George Moussalem <george.moussalem at outlook.com>
> ---
>  arch/arm64/boot/dts/qcom/ipq5332-rdp468.dts | 19 +++++++++++++++++++
>  1 file changed, 19 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/qcom/ipq5332-rdp468.dts b/arch/arm64/boot/dts/qcom/ipq5332-rdp468.dts
> index 25a70cd884c0..164f9a9a6c75 100644
> --- a/arch/arm64/boot/dts/qcom/ipq5332-rdp468.dts
> +++ b/arch/arm64/boot/dts/qcom/ipq5332-rdp468.dts
> @@ -100,3 +100,22 @@ &usbphy0 {
>  
>  	status = "okay";
>  };
> +
> +/* this combo PHY supports PCIe and USB3 */
> +&pcie0_phy {
> +	compatible = "qcom,ipq5018-uniphy-usb-ss-phy";

Nope, phy in tjhe SoC does not change per board.

You have one phy device, already defined in the SoC DTSI. In the board
you only choose phy type in the consumer node.

Best regards,
Krzysztof