[PATCH v2 1/2] phy: qcom: qmp-pcie: Update PHY settings for SA8775P
neil.armstrong at linaro.org
neil.armstrong at linaro.org
Wed May 14 09:40:03 PDT 2025
Hi,
On 14/05/2025 13:37, Mrinmay Sarkar wrote:
> From: Mrinmay Sarkar <mrinmay.sarkar at oss.qualcomm.com>
>
> Make changes to update the PHY settings to align with the latest
> PCIe PHY Hardware Programming Guide for both PCIe controllers
> on the SA8775P platform.
>
> Add the ln_shrd region for SA8775P, incorporating new register
> writes as specified in the updated Hardware Programming Guide.
>
> Update pcs table for QCS8300, since both QCS8300 and SA8775P are
> closely related and share same pcs settings.
>
> Signed-off-by: Mrinmay Sarkar <mrinmay.sarkar at oss.qualcomm.com>
> ---
> drivers/phy/qualcomm/phy-qcom-qmp-pcie.c | 89 ++++++++++++----------
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-pcie-v5_20.h | 2 +
> drivers/phy/qualcomm/phy-qcom-qmp-pcs-v5_20.h | 4 +
> .../phy/qualcomm/phy-qcom-qmp-qserdes-ln-shrd-v5.h | 11 +++
> drivers/phy/qualcomm/phy-qcom-qmp.h | 1 +
> 5 files changed, 66 insertions(+), 41 deletions(-
I think the subject should be "Update PHY settings for QCS8300 & SA8775P".
As my comment on patch 2, what's the relationship ? does those PHY settings fix
the "Gen4 stability issues" or are needed for the Gen4 equalization ?
Thanks,
Neil
More information about the linux-phy
mailing list