swp.c, in spi_nor_sr_unlock()/ spi_nor_sr_lock() the SR reg, SR_SRWD(bit 7) is cleared/set each time lock/unlock is perforemed. Micron has a (new?) security feature for some chips where this bit is OTP and will lock down the SR reg. Does this bit really need to be set/cleared for normal chips?