[PATCH 1/1 v3] driver:mtd:spi-nor: Add Micron quad I/O support
Bean Huo 霍斌斌 (beanhuo)
beanhuo at micron.com
Wed Oct 1 07:24:41 PDT 2014
>> For Micron spi norflash,enables or disables quad I/O protocol ,which
>> controled by EVCR(Enhanced Volatile Configuration Register) Quad I/O
>> protocol bit 7.When EVCR bit 7 is reset to 0, the spi norflash will
>> operate in quad I/O following the next WRITE ENHANCED VOLATILE
>> CONFIGURATION command.
>You only do one WRITE ENHANCED VOLATILE CONFIGURATION command in the patch, so this text doesn't add up.
>Try something like this:
>-->8--
>This patch adds code which enables Quad I/O mode on Micron SPI NOR flashes.
>For Micron SPI NOR flash, enabling or disabling quad I/O protocol is controled by EVCR (Enhanced Volatile Configuration Register), Quad I/O protocol bit 7. When EVCR bit 7 is reset to 0, the SPI NOR flash will operate in quad I/O mode.
>--8<--
>What do you think ?
Perfect,I will modify my commit message and sumbit it again.thanks.
More information about the linux-mtd
mailing list