Power blackouts and brownouts

[David Woodhouse]

vipin.malik at daniel.com said:
>  No, but most well designed embedded systems will assert the reset
> line both on power up AND down. Actually, direction does not really
> matter. Reset is asserted when the power rail is out of spec, which
> will happen (due to the laws of physics), both on up and down.

> You wan't the reset line asserted on power down also, else the
> processor may "wander off" into the weeds and overwrite battery backed
> RAM or other such stuff if present.

Note that 'well designed embedded systems' does _not_ include the Intel
Assabet platform. I believe nothing ever asserts the flash reset line, so if
you reset while the flash is in a mode other than read mode, the CPU's reset
vector is pointing at status words :)

The only way to fix it when you've done this is to remove power, remove the 
battery, and wait for the on-board cap to run out of charge.

Fun. :)

--
dwmw2




To unsubscribe, send "unsubscribe mtd" to majordomo at infradead.org