CFI ident problems with AMD chips.

[David Woodhouse]

Hi,

I've now started using AMD chips. I have a chip which I believe to be a 
4MiB part with TOP boot blocks. Should be 63*64KiB erase regions followed by 
8*8KiB erase regions.

However, the CFI "Erase Block Region" information reports them in the wrong 
order - the 8*8KiB blocks _before_ the 63*64KiB.

Is there some way to tell the top-boot parts apart from the bottom-boot 
parts?

--
dwmw2






To unsubscribe, send "unsubscribe mtd" to majordomo at infradead.org