[PATCH v6 05/27] clk: mediatek: clk-mux: Add ops for mux gates with HW voter and FENC

[Stephen Boyd]

Quoting Laura Nao (2025-09-15 08:19:25)
> MT8196 use a HW voter for mux gate enable/disable control, along with a
> FENC status bit to check the status. Voting is performed using
> set/clr/upd registers, with a status bit used to verify the vote state.
> Add new set of mux gate clock operations with support for voting via
> set/clr/upd regs and FENC status logic.
> 
> Reviewed-by: Nícolas F. R. A. Prado <nfraprado at collabora.com>
> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno at collabora.com>
> Reviewed-by: Chen-Yu Tsai <wenst at chromium.org>
> Signed-off-by: Laura Nao <laura.nao at collabora.com>
> ---

Applied to clk-next