[PATCH v20 2/7] arm64: dts: mt8183: add svs device information

Roger Lu roger.lu at mediatek.com
Wed Jul 21 00:08:59 PDT 2021


add compitable/reg/irq/clock/efuse setting in svs node

Signed-off-by: Roger Lu <roger.lu at mediatek.com>
---
 arch/arm64/boot/dts/mediatek/mt8183.dtsi | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
index f90df6439c08..1e57999a3add 100644
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
@@ -743,6 +743,18 @@
 			status = "disabled";
 		};
 
+		svs: svs at 1100b000 {
+			compatible = "mediatek,mt8183-svs";
+			reg = <0 0x1100b000 0 0x1000>;
+			interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_LOW>;
+			clocks = <&infracfg CLK_INFRA_THERM>;
+			clock-names = "main";
+			nvmem-cells = <&svs_calibration>,
+				      <&thermal_calibration>;
+			nvmem-cell-names = "svs-calibration-data",
+					   "t-calibration-data";
+		};
+
 		thermal: thermal at 1100b000 {
 			#thermal-sensor-cells = <1>;
 			compatible = "mediatek,mt8183-thermal";
@@ -1169,6 +1181,9 @@
 			mipi_tx_calibration: calib at 190 {
 				reg = <0x190 0xc>;
 			};
+			svs_calibration: calib at 580 {
+				reg = <0x580 0x64>;
+			};
 		};
 
 		u3phy: t-phy at 11f40000 {
-- 
2.18.0


More information about the Linux-mediatek mailing list