[PATCH v2 1/4] cpufreq-dt: add clock domain and intermediate frequency support
Viresh Kumar
viresh.kumar at linaro.org
Wed Mar 4 19:58:38 PST 2015
On 5 March 2015 at 09:02, Pi-Cheng Chen <pi-cheng.chen at linaro.org> wrote:
> In the case of Mediatek SoC, the intermediate frequency might not be one entry
> of OPP table. To elaborate, the source clock node of the CPUs/Cluster on
> Mediatek SoC is a mux. The mux has several PLLs as parents. When we are
> doing CPU frequency scaling, the mux should re-parent to another stable PLL,
> wait until the original parent PLL become stable, and then switch back to the
> original parent. In this case, we could but we might not want the intermediate
> frequency as part of OPP table. Therefore I save intermediate_freq instead of
> intermediate frequency index in the cpufreq_dt_platform_datat struct.
Hmm, I remember that discussion. Okay leave it as is.
> BTW, is this case that intermediate frequency is not necessarily be one entry
> of OPP table supported in the OPPv2 bindings?
Not yet, but will add a property for that.
More information about the Linux-mediatek
mailing list