It has been tested on the hardware device (not publicly available), a DWC XGMAC with 8 RX/TX DMA channels behind one shared interrupt. The numbers below the --- in the patch are from that device.