[PATCH 03/11] dt-bindings: gpio: Add Cortina Systems CS7542 GPIO controller
Fil Dunsky via B4 Relay
devnull+filipp.dunsky.gmail.com at kernel.org
Mon Oct 12 10:32:58 PDT 2026
From: Fil Dunsky <filipp.dunsky at gmail.com>
The Cortina Systems CS75xx SoCs have five banks of 32 GPIO lines. Each
pin is shared between a GPIO line and a peripheral function, selected by
the bank's GPIO_MUX register in the global control block, which is
described as the second register region of the bank.
Signed-off-by: Fil Dunsky <filipp.dunsky at gmail.com>
---
.../bindings/gpio/cortina,cs7542-gpio.yaml | 68 ++++++++++++++++++++++
1 file changed, 68 insertions(+)
diff --git a/Documentation/devicetree/bindings/gpio/cortina,cs7542-gpio.yaml b/Documentation/devicetree/bindings/gpio/cortina,cs7542-gpio.yaml
new file mode 100644
index 000000000..b54421d65
--- /dev/null
+++ b/Documentation/devicetree/bindings/gpio/cortina,cs7542-gpio.yaml
@@ -0,0 +1,68 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/gpio/cortina,cs7542-gpio.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Cortina Systems CS7542 GPIO controller
+
+maintainers:
+ - Fil Dunsky <filipp.dunsky at gmail.com>
+
+description:
+ The Cortina Systems CS75xx (Goldengate G2) SoCs have five banks of 32
+ GPIO lines, each with its own interrupt. Every pin is shared between a
+ GPIO line and a peripheral function; the choice is made per pin in the
+ GPIO_MUX register of the bank, which is part of the global control
+ block.
+
+properties:
+ compatible:
+ const: cortina,cs7542-gpio
+
+ reg:
+ items:
+ - description: GPIO bank registers
+ - description: GPIO_MUX register of the bank
+
+ interrupts:
+ maxItems: 1
+
+ gpio-controller: true
+
+ "#gpio-cells":
+ const: 2
+
+ gpio-line-names:
+ maxItems: 32
+
+ gpio-reserved-ranges: true
+
+ interrupt-controller: true
+
+ "#interrupt-cells":
+ const: 2
+
+required:
+ - compatible
+ - reg
+ - interrupts
+ - gpio-controller
+ - "#gpio-cells"
+ - interrupt-controller
+ - "#interrupt-cells"
+
+additionalProperties: false
+
+examples:
+ - |
+ gpio at f00701f0 {
+ compatible = "cortina,cs7542-gpio";
+ reg = <0xf00701f0 0x20>, <0xf0000020 0x4>;
+ interrupt-parent = <&intc>;
+ interrupts = <7>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ };
--
2.53.0
More information about the linux-arm-kernel
mailing list