[PATCH v4 1/3] PCI: Allow ATS to be always on for CXL.cache capable devices

Yi Liu yi.l.liu at intel.com
Fri May 22 02:18:21 PDT 2026


On 5/21/26 21:05, Jason Gunthorpe wrote:
> On Thu, May 21, 2026 at 03:31:46PM +0800, Yi Liu wrote:
> 
>> Does this hardware behavior satisfy the security expectation you have in
>> mind? Or do you still require that both the DTE bit and the PCI ATS
>> capability be explicitly disabled when a blocking domain is in effect?
> 
> If the HW rejects translated TLPs then you should be clearing the ATS
> enable bit in the device config space prior to rejecting them
> 
> But it does seem secure enough as-is.

got it. thanks for the thoughts.



More information about the linux-arm-kernel mailing list