[PATCH] irqchip/exynos-combiner: switch to raw_spinlock
Thomas Gleixner
tglx at kernel.org
Thu May 21 05:31:54 PDT 2026
On Thu, May 21 2026 at 13:26, Marek Szyprowski wrote:
> On 21.05.2026 11:06, Thomas Gleixner wrote:
>> What is this lock actually protecting?
>>
>> Each combiner has it's own @base address, so there is no concurrency
>> problem between two cascade interrupts being handled at the same time.
>>
>> That means the only possible problem would be that the same cascade
>> interrupt is handled on two CPUs concurrently. Is that even possible?
> Frankly speaking I did this conversion mechanically, late in the evening to fix
> the bug warning I've spotted. Indeed this spinlock looks like a copy&paste or
> development leftover. The only side-effect of it I see is a memory barrier,
> which might affect how the register access happens, but this should not affect
> cascade operation imho. Do You want me to send a patch removing it completely?
I've applied the fixup for now. But, yes please send a removal against
git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git irq/urgent
Thanks,
tglx
More information about the linux-arm-kernel
mailing list