[PATCH V8 3/4] dt-bindings: iommu: Add NVIDIA Tegra CMDQV support
Thierry Reding
thierry.reding at gmail.com
Fri Jan 16 04:44:02 PST 2026
On Tue, Jan 13, 2026 at 05:49:34AM +0000, Ashish Mhetre wrote:
> The Command Queue Virtualization (CMDQV) hardware is part of the
> SMMUv3 implementation on NVIDIA Tegra SoCs. It assists in
> virtualizing the command queue for the SMMU.
>
> Add a new device tree binding document for nvidia,tegra264-cmdqv.
>
> Also update the arm,smmu-v3 binding to include an optional nvidia,cmdqv
> property. This property is a phandle to the CMDQV device node, allowing
> the SMMU driver to associate with its corresponding CMDQV instance.
> Restrict this property usage to Nvidia Tegra264 only.
>
> Reviewed-by: Rob Herring (Arm) <robh at kernel.org>
> Acked-by: Nicolin Chen <nicolinc at nvidia.com>
> Signed-off-by: Ashish Mhetre <amhetre at nvidia.com>
> ---
> .../bindings/iommu/arm,smmu-v3.yaml | 27 +++++++++++-
> .../bindings/iommu/nvidia,tegra264-cmdqv.yaml | 42 +++++++++++++++++++
> 2 files changed, 68 insertions(+), 1 deletion(-)
> create mode 100644 Documentation/devicetree/bindings/iommu/nvidia,tegra264-cmdqv.yaml
Applied, thanks.
Thierry
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20260116/53134926/attachment.sig>
More information about the linux-arm-kernel
mailing list