> Constrain the PHY interface mode to RMII, matching the hardware. The
> EMAC1 clock register also retains the three-bit TX and five-bit RX delay
> chains, so allow the existing Allwinner delay properties for this
> compatible.
The delay properties are for RGMII, not RMII. What do they actually do
when used with RMII?
Andrew