[PATCH] irqchip/gicv3-its: Clear cache with VINVALL for erratum 162100801

[Marc Zyngier]

On Tue, 21 Oct 2025 14:24:01 +0100,
Jinqian Yang <yangjinqian1 at huawei.com> wrote:
> 
> Use VINVALL to clear cache after VMOVP operation to avoid incomplete
> cache cleanup. The previous implementation only cleared cache on one
> ITS. This change sends VINVALL to every ITS to properly clear caches.

This isn't the same thing. Why is that a better option? Also, VINVALL
is broadcast to the RDs. Why does it need to be sent to each and every
ITS? If GICR_INVALL, does GICR_INVLPIR work? Does anything work at all
on this implementation?

I'm getting very tired of this constant churn on all of your GIC
implementations that are totally unable to correctly deliver vLPIs and
vSGIs without either a deadlock or some corruption. At this stage, you
should simply disable GICv4 on your HW and stick top something that
actually works.

This should give you the time to build HW that actually works.

Thanks,

	M.

-- 
Without deviation from the norm, progress is not possible.