[PATCH] irqchip/gic: prevent buffer overflow in gic_ipi_send_mask()
Marc Zyngier
maz at kernel.org
Tue Sep 10 00:38:12 PDT 2024
On Mon, 09 Sep 2024 20:48:24 +0100,
Sergey Shtylyov <s.shtylyov at omp.ru> wrote:
>
> GICv2 spec does talk about 1-N and N-N interrupt handling modes;
> at the same time, I can't find such words in the GICv3/4 spec. :-)
See 1.2.3 "Models for handling interrupts" and the pointers this
section contains. The major difference is that 1:N is enabled on a
per-CPU basis instead of a per interrupt basis. Needless to say, Linux
doesn't support this, although I've been pondering it at times.
M.
--
Without deviation from the norm, progress is not possible.
More information about the linux-arm-kernel
mailing list