[PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership

[Mehta, Piyush]

> -----Original Message-----
> From: Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> Sent: Friday, January 19, 2024 5:06 PM
> To: dlemoal at kernel.org; cassel at kernel.org; robh+dt at kernel.org;
> krzysztof.kozlowski+dt at linaro.org; conor+dt at kernel.org;
> linus.walleij at linaro.org; brgl at bgdev.pl; Simek, Michal
> <michal.simek at amd.com>; p.zabel at pengutronix.de;
> gregkh at linuxfoundation.org; Mehta, Piyush <piyush.mehta at amd.com>;
> Sayyed, Mubin <mubin.sayyed at amd.com>; Pandey, Radhey Shyam
> <radhey.shyam.pandey at amd.com>
> Cc: linux-ide at vger.kernel.org; devicetree at vger.kernel.org; linux-
> kernel at vger.kernel.org; linux-gpio at vger.kernel.org; linux-arm-
> kernel at lists.infradead.org; linux-usb at vger.kernel.org; git (AMD-Xilinx)
> <git at amd.com>
> Subject: [PATCH] dt-bindings: xilinx: replace Piyush Mehta maintainership
> 
> As Piyush is leaving AMD, he handed over ahci-ceva, ZynqMP Mode Pin GPIO
> controller, Zynq UltraScale+ MPSoC and Versal reset, Xilinx SuperSpeed
> DWC3 USB SoC controller, Microchip USB5744 4-port Hub Controller and Xilinx
> udc controller maintainership duties to Mubin and Radhey.
> 
> Signed-off-by: Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>

Acked-by: Piyush Mehta <piyush.mehta at amd.com>

> ---
>  Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml      | 3 ++-
>  .../devicetree/bindings/gpio/xlnx,zynqmp-gpio-modepin.yaml     | 3 ++-
>  Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml | 3 ++-
>  Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml         | 3 ++-
>  Documentation/devicetree/bindings/usb/microchip,usb5744.yaml   | 3 ++-
>  Documentation/devicetree/bindings/usb/xlnx,usb2.yaml           | 3 ++-
>  6 files changed, 12 insertions(+), 6 deletions(-)
> 
> diff --git a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> index b29ce598f9aa..9952e0ef7767 100644
> --- a/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> +++ b/Documentation/devicetree/bindings/ata/ceva,ahci-1v84.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
>  title: Ceva AHCI SATA Controller
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  description: |
>    The Ceva SATA controller mostly conforms to the AHCI interface with some
> diff --git a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> index b1fd632718d4..bb93baa88879 100644
> --- a/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.yaml
> +++ b/Documentation/devicetree/bindings/gpio/xlnx,zynqmp-gpio-
> modepin.ya
> +++ ml
> @@ -12,7 +12,8 @@ description:
>    PS_MODE). Every pin can be configured as input/output.
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  properties:
>    compatible:
> diff --git a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> index 49db66801429..1f1b42dde94d 100644
> --- a/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> +++ b/Documentation/devicetree/bindings/reset/xlnx,zynqmp-reset.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
>  title: Zynq UltraScale+ MPSoC and Versal reset
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  description: |
>    The Zynq UltraScale+ MPSoC and Versal has several different resets.
> diff --git a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> index bb373eb025a5..00f87a558c7d 100644
> --- a/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> +++ b/Documentation/devicetree/bindings/usb/dwc3-xilinx.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
>  title: Xilinx SuperSpeed DWC3 USB SoC controller
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  properties:
>    compatible:
> diff --git a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> index 6d4cfd943f58..445183d9d6db 100644
> --- a/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> +++ b/Documentation/devicetree/bindings/usb/microchip,usb5744.yaml
> @@ -16,8 +16,9 @@ description:
>    USB 2.0 traffic.
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
>    - Michal Simek <michal.simek at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  properties:
>    compatible:
> diff --git a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> index 868dffe314bc..a7f75fe36665 100644
> --- a/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> +++ b/Documentation/devicetree/bindings/usb/xlnx,usb2.yaml
> @@ -7,7 +7,8 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
>  title: Xilinx udc controller
> 
>  maintainers:
> -  - Piyush Mehta <piyush.mehta at amd.com>
> +  - Mubin Sayyed <mubin.sayyed at amd.com>
> +  - Radhey Shyam Pandey <radhey.shyam.pandey at amd.com>
> 
>  properties:
>    compatible:
> --
> 2.34.1