[PATCH 1/9] arm64: dts: imx8ulp-evk: add caam jr

[Peng Fan]

Just a single patch? or this belongs to a patchset?

Regards,
Peng.

On 6/17/2023 1:40 AM, Pankaj Gupta wrote:
> 
> 
> Add crypto node in device tree for:
> - CAAM job-ring
> 
> Signed-off-by: Varun Sethi <v.sethi at nxp.com>
> Signed-off-by: Pankaj Gupta <pankaj.gupta at nxp.com>
> ---
>   arch/arm64/boot/dts/freescale/imx8ulp.dtsi | 32 ++++++++++++++++++++++
>   1 file changed, 32 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> index 32193a43ff49..ce8de81cac9a 100644
> --- a/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8ulp.dtsi
> @@ -207,6 +207,38 @@ pcc3: clock-controller at 292d0000 {
>                                  #reset-cells = <1>;
>                          };
> 
> +                       crypto: crypto at 292e0000 {
> +                               compatible = "fsl,sec-v4.0";
> +                               #address-cells = <1>;
> +                               #size-cells = <1>;
> +                               reg = <0x292e0000 0x10000>;
> +                               ranges = <0 0x292e0000 0x10000>;
> +
> +                               sec_jr0: jr at 1000 {
> +                                       compatible = "fsl,sec-v4.0-job-ring";
> +                                       reg = <0x1000 0x1000>;
> +                                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
> +                               };
> +
> +                               sec_jr1: jr at 2000 {
> +                                       compatible = "fsl,sec-v4.0-job-ring";
> +                                       reg = <0x2000 0x1000>;
> +                                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
> +                               };
> +
> +                               sec_jr2: jr at 3000 {
> +                                       compatible = "fsl,sec-v4.0-job-ring";
> +                                       reg = <0x3000 0x1000>;
> +                                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
> +                               };
> +
> +                               sec_jr3: jr at 4000 {
> +                                       compatible = "fsl,sec-v4.0-job-ring";
> +                                       reg = <0x4000 0x1000>;
> +                                       interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
> +                               };
> +                       };
> +
>                          tpm5: tpm at 29340000 {
>                                  compatible = "fsl,imx8ulp-tpm", "fsl,imx7ulp-tpm";
>                                  reg = <0x29340000 0x1000>;
> --
> 2.34.1
>