[PATCH 1/5] cacheinfo: Use riscv's init_cache_level() as generic OF implem
Sudeep Holla
sudeep.holla at arm.com
Tue Nov 8 07:59:06 PST 2022
On Tue, Nov 08, 2022 at 02:07:41PM +0000, Conor Dooley wrote:
> On Tue, Nov 08, 2022 at 12:04:17PM +0100, Pierre Gondois wrote:
> > Riscv's implementation of init_of_cache_level() is following
>
> heh, "Riscv" always looks a bit odd!
> Code movement looks fine, nothing surface level is broken on RISC-V.
> Reviewed-by: Conor Dooley <conor.dooley at microchip.com>
>
Thanks for the review and testing. I was planning to ask Pierre to cc you
next time but you seem to have covered that for me :).
--
Regards,
Sudeep
More information about the linux-arm-kernel
mailing list