[PATCH net-next v7 5/5] ARM: dts: qcom: ipq4019: Add description for the IPQESS Ethernet controller

[Robert Marko]

On Fri, Nov 4, 2022 at 3:28 PM Maxime Chevallier
<maxime.chevallier at bootlin.com> wrote:
>
> The Qualcomm IPQ4019 includes an internal 5 ports switch, which is
> connected to the CPU through the internal IPQESS Ethernet controller.
>
> Add support for this internal interface, which is internally connected to a
> modified version of the QCA8K Ethernet switch.
>
> This Ethernet controller only support a specific internal interface mode
> for connection to the switch.
>
> Signed-off-by: Maxime Chevallier <maxime.chevallier at bootlin.com>
> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski at linaro.org>
> ---
> V6->V7:
>  - No Changes
> V5->V6:
>  - Removed extra blank lines
>  - Put the status property last
> V4->V5:
>  - Reword the commit log
> V3->V4:
>  - No Changes
> V2->V3:
>  - No Changes
> V1->V2:
>  - Added clock and resets
>
>  arch/arm/boot/dts/qcom-ipq4019.dtsi | 44 +++++++++++++++++++++++++++++
>  1 file changed, 44 insertions(+)
>
> diff --git a/arch/arm/boot/dts/qcom-ipq4019.dtsi b/arch/arm/boot/dts/qcom-ipq4019.dtsi
> index b23591110bd2..5fa1af147df9 100644
> --- a/arch/arm/boot/dts/qcom-ipq4019.dtsi
> +++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi
> @@ -38,6 +38,7 @@ aliases {
>                 spi1 = &blsp1_spi2;
>                 i2c0 = &blsp1_i2c3;
>                 i2c1 = &blsp1_i2c4;
> +               ethernet0 = &gmac;
>         };
>
>         cpus {
> @@ -591,6 +592,49 @@ wifi1: wifi at a800000 {
>                         status = "disabled";
>                 };
>
> +               gmac: ethernet at c080000 {
> +                       compatible = "qcom,ipq4019-ess-edma";
> +                       reg = <0xc080000 0x8000>;
> +                       resets = <&gcc ESS_RESET>;
> +                       reset-names = "ess";
> +                       clocks = <&gcc GCC_ESS_CLK>;
> +                       clock-names = "ess";
> +                       interrupts = <GIC_SPI  65 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  66 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  67 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  68 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  69 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  70 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  71 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  72 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  73 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  74 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  75 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  76 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  77 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  78 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  79 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI  80 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 240 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 241 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 242 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 243 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 244 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 245 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 246 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 247 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 248 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 249 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 250 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 251 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 252 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 253 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 254 IRQ_TYPE_EDGE_RISING>,
> +                                    <GIC_SPI 255 IRQ_TYPE_EDGE_RISING>;
> +                       phy-mode = "internal";
> +                       status = "disabled";

The fixed-link should be defined here AFAIK, otherwise it will fail probing with
just internal PHY mode.

Regards,
Robert
> +               };
> +
>                 mdio: mdio at 90000 {
>                         #address-cells = <1>;
>                         #size-cells = <0>;
> --
> 2.37.3
>


-- 
Robert Marko
Staff Embedded Linux Engineer
Sartura Ltd.
Lendavska ulica 16a
10000 Zagreb, Croatia
Email: robert.marko at sartura.hr
Web: www.sartura.hr