[PATCH v6 00/15] arm64: Self-hosted trace related errata workarounds
Will Deacon
will at kernel.org
Thu Oct 21 01:53:14 PDT 2021
On Wed, Oct 20, 2021 at 09:42:07AM -0600, Mathieu Poirier wrote:
> On Tue, Oct 19, 2021 at 05:31:38PM +0100, Suzuki K Poulose wrote:
> > Suzuki K Poulose (15):
> > arm64: Add Neoverse-N2, Cortex-A710 CPU part definition
> > arm64: errata: Add detection for TRBE overwrite in FILL mode
> > arm64: errata: Add workaround for TSB flush failures
> > arm64: errata: Add detection for TRBE write to out-of-range
> > coresight: trbe: Add a helper to calculate the trace generated
> > coresight: trbe: Add a helper to pad a given buffer area
> > coresight: trbe: Decouple buffer base from the hardware base
> > coresight: trbe: Allow driver to choose a different alignment
> > coresight: trbe: Add infrastructure for Errata handling
> > coresight: trbe: Workaround TRBE errata overwrite in FILL mode
> > coresight: trbe: Add a helper to determine the minimum buffer size
> > coresight: trbe: Make sure we have enough space
> > coresight: trbe: Work around write to out of range
> > arm64: errata: Enable workaround for TRBE overwrite in FILL mode
> > arm64: errata: Enable TRBE workaround for write to out-of-range
> > address
> >
> > Documentation/arm64/silicon-errata.rst | 12 +
> > arch/arm64/Kconfig | 111 ++++++
> > arch/arm64/include/asm/barrier.h | 16 +-
> > arch/arm64/include/asm/cputype.h | 4 +
> > arch/arm64/kernel/cpu_errata.c | 64 +++
> > arch/arm64/tools/cpucaps | 3 +
> > drivers/hwtracing/coresight/coresight-trbe.c | 394 +++++++++++++++++--
> > 7 files changed, 567 insertions(+), 37 deletions(-)
>
> I have applied this set.
Mathieu -- the plan here (which we have discussed on the list [1]) is
for the first four patches to be shared with arm64. Since you've gone
ahead and applied the whole series, please can you provide me a stable
branch with the first four patches only so that I can include them in
the arm64 tree?
Failing that, I can create a branch for you to pull and apply the remaining
patches on top.
Please let me know.
Thanks,
Will
[1] https://lore.kernel.org/all/20211008073229.GB32625@willie-the-truck/
More information about the linux-arm-kernel
mailing list